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Figure 1:  Thc CMS data acquisition iirchilcclurc 
A number of scenarios for went  flow control have been 
proposed. In thc push architecture, tlic cvciit inanagcr assigns a 
destination for cacli event and broadcasts the evcnt idcntjficr 
and dcstiiiation to all sonrccs. The sources then scnd their 
evciit fragments to tlic assigned destination. In the pidl 
architccturc, the destination processor initiatcs thc data transfer 
by rcqncsting event fragments from each of thc sources. 
The software trigger can be iiiiplcincnted i n  multiplc 
levels and may osephused even1 Duilding, where initially only 
a subset of thc data corresponding to an cvent are moved aid 
for thc faction of accepted cvcnts the additional cvcnt data atc 
collected. This could rcducc tlic rcqoitled bandwidth for the 
event building network by 5 0 % .  
Bvcnt building traffic is highly systcmatic as multiple 
sources compete for thc siinic destination and, dcpcnding on thc 
switching technology, thc result may be icduccd throughput, 
increased hlency andlor loss of data. Thesc cffccts can bc 
ininimiscd by an appropriate dcstiiiation assignment algorithm 
and traffic shaping. Traffic shaping coiitrals the traffic beforc 
submission to the nctwork. One technique is the Dnrrel shger 
Schcmc. Hcrc, SOllrceS are synchronised to emit fragments i n  
time slots i n  such a way that no two sources send to the same 
destination during thc same time slot and all sources regularly 
scnd to all destinations in a cyclc. This is vcry efficient for 
fixed Size fragmcnts. Another tcchniquc is rate division, where 
tlie total link input bandwidth is equally divided bctweeii 
dcstinations. 
Bcfore producing thc dcsign of tlie CMS DAQ system, 
small-scale prototypes (demonstrators) are being devcloped to 
evaluate technologies and study the functionality and 
performancc of the various alternativc designs. For cvcnt 
building, earlier work has been reported on Fibre Channel and 
ATM [2] and on simolalions studics [3]. This paper repaits on 
results obtained with a 8x8 Myriliet evcnt builder. So far, 
siiiglc lcvcl event building has been shidied with a push 
architecture. Myrinct is  a cost-elfeclivc Gbitis packet-switched 
nctwork employing crossbars. Tlic goal is twofold the 
cvaluation of thc Myrinct technology and its applicability to 
event building traffic and also the study of generic cveiit 
building arcliiteclures and protocols. 
11. MYRINET 
Myriiiet is a Gbitis network composcd of network interhce 
cards (NICs), conncctcd to crossbar switclics by point-to-point 
links. It is used within concurrent and parallcl supercomputcrs. 
Myrinet is specificd at tlic data link and physical level as ai 
ANSI standard[4]. Myrinel pKodUctS arc manufactured by 
Myricom[5] 
A. Network Technologp 
A Myrinet packct consists of a scquciicc of bytes starting 
with a routing header, followcd by an arbitraiy lcngth payload 
and terininatcd by a trailer that includcs a CRC bytc computed 
on the entirc packct. The routing licader is used by the 
switches, which strip these header bytcs to be used to steer tlic 
packct through the nelwork. 
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A Myrinct link is byte-wide and full duplex with a speed of A demonstrator has bccn set np to shidy a small-scale event 
160 Mbytcis I in each direction. Communication is relinblc builder bascd on Myrinct. All tests wcre ilonc with a NxN 
with very low bit error ratcs (below IO-''), Sincc tlic packet topology, where the numbcr 0 1  sources and destinations a~c 
traffic does not share a single physical medium, a Myriiict equal (N), and N is set to 1, 4 or 8. 
The configuration of the demonstrator is shown in Fig. 3. A network is, in principlc, scalablc. 
The non-blocking crossbar switches employ wof'mhule .Myrinet switcli (M2M-OCT-SWX) connects 8 sources and 8 
rooting. Tlie routing decision is made as soon as tlie packct destinations. Tlie sources are Motorola MVME2306 VMEbus 
header auives, the stripped licadcr is then sent to the clioscn single board computers running VxWorks. The destinations aic 
output link and the rest of the packet follows without being SUN Ultra5 PCI-based workstations running Solaris. The 
internally buffered. The packet hcadcr creates a temporaiy sources and destinations act as cmulators of thc rcadout units 
circuit (woimholc), whicli closes as the trailcc passes through and filtcr units, respectivcly. These nodes arc connected to thc 
each dcvicc. Thus, a wonn ciin strctch across many nodes aid Myrinct network with 32biti33MHr PMC and PCI interfaces 
links at any time. Wormhole routing minimises latency aid (M2F-PMC32C, M2F-PC132C), respectively. The function of 
buffering requirements coinparcd to switches using store aid tlie evcnt iiianagcr is pcrformcd by an additional SUN 
forward techniques. It also has thc advantage that it allows workstation. Thc cvcnl llow control messages arc transmitted 
arbitrav length packcts. ovcr two separate 100 Mbitis Ethernet switched networks, onc 
When the output is available, wollll i s  connected to thc sources and thc othcr to tlie destinations. The 
stalled and this information is propagatcd upstream using back- soAwarc cmulating 'Iu is the RU 
STOPIGO and utilises a ma l l  146 bvte) 'slack' buffcr to 
pressure flow collt,.o~. This flow is  basically software c u r c W  under dovcloplnent 161. 
, . ,  
absorb thc reaction delay. 
The performance of the network can be limited by head-of- 
line hluckinw. Whcn several vackets arc contending for tlic 
samc outputliiik and a pack& is stalled because thc icquircd 
output link is busy, all packets in the input qucac bcliind i t  am 
also stalled, cvcn if their selccted output link is free. 
Figure 2 shows tlie block diagram of the Myriiict PCI 
B. Network Interface Card 
network interface card. The interface is composed of a control 
processor called LANai with 1 Mbyte of SRAM. The SRAM 
serves as the network buffer memoiy and also as tlie codc aid 
data memory of tlie LhNai processor. There arc tlirce DMA 
engines o n  the NIC: two for data transfers between the network 
and the SRAM, and onc for moving data bctwccn the SRAM 
and the host main mcinory over the PCI bus. 
Figure 2: Block diagram of the Myrinet network interface card. 
The LANai processor executcs a Myyrinet control progmn 
(MCP) which supervises the operation of the DMA cngines 
and implcnicnts a low-levcl communication protocol. The 
iiitcrnal bus clock miis at lwicc thc PCI clock allowing two 
DMA engincs to operate concurrcntly at Sull spced. 
111. THE EVENT BUILDER DEMONSTRATOR 
I I Mbyte is delincd a s  IO'bbytes. 
Figure 3 :  Demonstnitor l a y ~ u t  wilh lhc cmnposilo swileh, RU 
sourccs, FU destinations and an event maaiiger (EVM) Thc 
intcmal sw i t ch  s t r m l ~ i r ~  shows lhc crossbar topology and 
nuinbcring schcmc. The bold line shows llic path from sourcc 5 to  
dcstination 2 viii thc intermcdialc crossbar switch 5 according to  
tlie algorilhm IS = 4 + I" (SCC Icxl). 
The standard MCP soAwarc provided by Myricom did iiot 
provide the full functioiiality required for our application. 
Hcncc, a custom MCP and associated device drivcrs for tlie 
VxWorks and Solaris hosts have bccn dcvcloped implementing 
a low-level communicatioii laycr. This message-passing layer 
impleincnts a circular buffcr of message dcscriptors aid 
associated data, both residcnt in the NIC memory It provides 
reliable atid in-order dclivciy with CRC e m r  dctcction2. The 
DMA tiom host memory on thc PCI bus to the NIC SRAM 
has bccii suppressed, bccausc it would limit the ovcrall 
perfonnancc due to limitations imposcd by thc availablc 
In our tcsts no single CIlC crroi was detccted arter iiiorc than 
100 hours of running, carrcaponding 10 10" bylcs transmillcd. 
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hosts3. Instead, the uscr hcader needed for the cvenl building 
protocol is accessed by tlie host with programmed I10 and wc 
suppress copying tlie cvcnt fragment user data between NIC 
buffer rncinory and the host. This enables us to load the 
Myrinet switching nctwork to the maximum possible extent. 
Thc M2M-OCT-SWX is a comoosile switch with 32 external 
paramctcr settings. As an cxaniplc, Fig. 4 shows tlie frequency 
distribution for an average sizc of 2 kbytcs and an RMS4 of 2 
kbytcs, which is believed to be approximate to CMS data 
taking. Note that the distribution is asymmetric, with tlic 
most probable value (about I kbytc) significantly diffcicnt 
from the average value. 
~ ~~ ~~~ ~ ~ 
ports comprising eight K-part crossbars. It is important to 
study a compositc switch, sincc it is veiy likely, that the large 
switch fabric nccdcd for CMS will have to bc built by 
casceding smaller ones. A switcli composed of sinallcr 
crossbars docs not have the same behaviour as a switch 
consisting of a single largcr crossbar, bccausc of potential 
internal blocking. Figirrc 3 shows the intcrnal switch stmcture 
and the way it is conncctcd in our configuration. Althoogh 
Myrinet links are fnll duplcx, in  the tests described below, the 
nctwork is opcratcd in one direction only. 
The routing of a packct through the 3-layer switch is fixed to a 
uniquc path for each sonrcc-dcstination pair. Thc algorithm 
used relates thc intermediate switch number IS to the port 
numbcr ofthc source switch PN (scc Fig. 3 )  according lo 
Although alternate paths could have bccii uscd at run time, the 
motivation for ii unique path is to avoid unintcnded 
randomisation. 
IS = 4 + 1'N 
Figurc 4: Fraginent size distribution for variable size ta t s  (linear 
and log scale) fin para"% valucs scl lo avcrage = 2 kbyle and 
RMS = 2 kbylc 
Tcsts arc inadc with both fixed and variable size evcnt 
fragmcnts. Variablc sizc evcnt fragments arc gcnerated to 
mimic the sizes expected for CMS rcadnut. The sizes 
gencrated according to the log-normal distribution Sor various 
I1 has been verified, that on a PC plnlfoorm the NIC can 
pcrform DMA ovcr PCI bus close to the PCI hardwarc limit. 
IV. RESULTS 
Rcsults arc prcscntcd on throughput mcasurcmcnts fnr 
various tcst configurations and traffic conditions. These ac 
obtained by IIIIIS of typically 10 minutes, corresponding to a 
very largc iiumbcr of trmsfcrs. For ciicli run, the totiil volume 
of data transinittcd is tncasurcd ;it ciicli sourcc and destination. 
A. Point -to-Point Traffic 
Tlic basic perfarmancc of tlic NIC arid switch was measnml 
with a number of point-to-point tests. In thesc tests tlicrc is a 
fixed source-destination assignment, throughout the rim. 
Tesl I :  A single source sends fixed sizc packcis to a single 
dcstination through tlie switch. The measured throughput and 
corrcsponding rate arc presented in Fig. 5 .  An asymptotic 
throughput of 132 Mbytels is achieved and ii 50% cfficieiicy 
for a packct sizc of about 500 bytes. 
. . . . ,  , . , . , . . .  ~~ 
, , . / , I  
110, 
Pigiirc 5 :  Thruughpui mid corrcsponding ralc vcrs~is packct s i x  for 
I x I configuration 
l h e  lransfer tiinc of a packet calculated from tlic ratc, is well 
describcd by the lincar relationship: 
A fit yields an ovcrhc;id of about 4 ps and a speed of 132 
Mbytels. The ovcrlicad is attributed to processing time of the 
MCP in thc NIC . Thc speed of 132 Mbytels is the hardware 
limit, dctcrinincd by tlic NIC mcmory to link DMA (33 MHz, 
32 bi is). Note that thc transfer timc is not limited by the link 
speeds o f  160 Mbytcls. The throughput of  this 1x1 
configuration will bc mfcrrcd to as the ,fii// peifiwimnce pcr 
sourcc or dcstination, as it is not affccted by traffic conditions. 
Test 2:  Thc scaling bcliaviour is studied for NxN 
configurations. Here, thcrc arc N coiicurrcnt transfers, with 
time = overhead + size / speed. 
4 root ,mean sq""'" 
The packet interface inside l l ic LANai processor inserts 'IDLE' 
control cycles onto thc link i f  the next data bylc is not availsblc. 
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mutually exclusive paths, where source i scnds to destination i 
(i=O..N-l). Thc aggrcgate throughput for a tiumhcr of fragment 
sizes is shown in Fig. 6 for N=1,4,8. The throughput scales 
linearly with the size of the configuration (as cxpected given 
tlic mutually exclusive patlis sct up lor this tcst). 
# Lp-~ ~~ ~~~~ 
1.1 1.1 8,11 
NXN 
Figure 6 :  Aggregate throughput far mutually cxcliisive transfers i n  
NxN configuratians versus N Car Cragment sizes or 512, 1024, 
2x1024, 32x1024 bytes. 
Test 3 :  Thc effect of output blocking and of intetnal 
blocking is examined. To this end, wc mcasure tlie throughout 
at each sourcc for various source + destinotiun assignincuts 
sf i jkhnopj  + d f i~ ' k ' l 'm 'nb>7 .  wlicrc source z sends to 
dcstination z' (z=i . .p) .  l h e  case s(V1234567j --f d(01234567j 
corcsponds to test 2, discussed above. The throughput 
measured at sourcc #0 is shown in Fig. I for various 
destination assignments. 
Figure 7: Throughput vcrsus packct sizc at source #0 Cor various 
dcstination assignments in an 8x8 configuration. 
Output blocking occurs if morc than one source sciids 
sirnultancously to the samc dcstination. An examplc of such a 
clash is tlic destination assignment ~(01234567) + 
d(00234567), d(VV034567j and d(VVfJ04567). Thc observed 
throughput at source 110 is rcduccd with rcspect to s(01234567j 
--f d(01234567) by a factor 2, 3 and 4, respectively. Thus, the 
bandwidth sharing at thc output is fair. It has bccn vcrified that 
the throughput of tlie othcr sourccs, i.e. tlie oncs not scnding 
to destination #O, remains unaffected. 
For the 8x8 configuration. internal blocking occurs if 
sources conncctcd to crossbar #O sharc an intermediate path to 
tlie destination crossbar with sources connccted to crossbar #I 
(SCC Fig. 3). This can bc provoked with tlic dcstination 
assigiimcnt s(V1234567j + d(01243567), where sourccs 3 and 
4 arc pennuted and 0-0 and 4 1 3  contend for thc crossbar 4 to 
2 connection. The throughput at sourcc #O is irdriced by R 
factor two and is equally shared bit11 sourcc #4. The same 
holds for sources #3 and #7. It has been verified that thc 
throughput of the remaining sources remains unaffected. 
,lo- , , , , , , , , .  -~-1-, , ~~ , . , , , .  
110 
U - -, . . ~- , -. .., , , ,~, . . . ,~  ~  
0.0 0.1 6.0 10.0 100.0 
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Figure 8: Throughput VOISUS fragincnt s i x  at FU dcstination #O for 
went  building LraCIic in the 4x4 configuration without evcnt 
miinager. 
B. Random T~ujfiic 
The behaviour of the switch uitdcr random tmflic has becri 
mcasurcd with the same 8x8 configuration. Here, each source 
scnds, independently, fixcd-size packets to a randomly chosen 
destination. The mcasured throughput was about 60% of the 
fiill performance. This is because tlic throughput of thc 
nctwork under random traffic is limited by head-of-line 
blocking. An aualytical modcl for this configuration gives 
58% of thc cross scction bandwidth, which is in reasonable 
agreeiiient with our measurement. 
C. Event Building Tr@c 
Thcsc tcsts are done without thc cvcnt manager. Therefore, 
there is no cxtcrnal event flow control. It is interesting to 
invcstigate, whether the baclqmssurc flow contuol in Myrinet 
will bring the switch traffic i n  a stdblc equilibrium closc to 
full performance. 
The RU sources gcnerate event fragments of fixed size with 
event identifier evtid and send these to thc FU destinations 
according to the round robin assignment 
Each cvcnt fragment is scnt as a single packet. 
After initial brwadcast of the start command, thc sources ax 
esscntially running freely, only moderated by the back pressurc 
mechanism. Two initial start conditions arc tested; in the 
sbnulfoneous star/, all RU's start scnding fragments 
imiiicdiatcly after receiving the start command In thc relodd 
slart, RU tin skips thc first n cvciits. This will start tlie traffic 
in the barrel shiftcr modc. 
FU# = evlid mod N , 
ti Thc observation that the throughput is constant down to 
about 500 bytcs can be cxplained by thc [act that both sourcc and 
destiniltiori opcratc at 50% of thc nominal ratc and overhcad from 
one sourcc can be ovcrlappcd with transfer of the othcr. 
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Results arc shown in Fig. 8 and 9 for these two initial start 
conditions for the 4x4 and 8x8 configurations, respectively. 
The throughput vcrsus fragment size is shown for FU HO. It 
has been verified that it is the same for all FU's . 
destinations, this corresponds to a level I trigger rate of about 
50 kHz. 
" ' - t ' *  
~. 
$ , , - , ~  ~ ~~. . . , - ;L  , , . , .+ .  
0.I 1.0 10.0 ,"O.O 
B i l e  11"ytel 
Figure 9: Throughput vcrsus fragment size at FU destination #I) for 
event building traffic in  thc 8x8 configuration without evcnt 
manager. 
The 4x4 configuration is equivalent to an aclual 4x4 
crossbar. Both initial start conditions give throughput close to 
full performance (Pig. 8). This is expected because after a few 
initial cycles the traffic evolves to a barrel shifter, irrespective 
of tlie initial condition. 
For the 8x8 configuration (Fig. 9). it can be seen that the 
retarded start locks the traffic into a mode close to full 
performance, whereas for the simultaneous start, it locks itself 
into a non-optimal mode. The latter is due to the internal 
blocking and depends on the destination assignment algorithm. 
A quantitative understanding of the non-optimal modes requires 
some further tests with differcnt parameters and it will bc 
interesting to compare these measurements with a detailed 
simulation. 
D. Event Building with Event Manager 
Event flow control is implemented with thc eveut managcr 
in the followine wav. The event inanaecr receives and collects 
S h  ,xLiylcl 
Figiirc 10: Throughput and rate versus fragment size at FU #O far 
the 8x8 configuration with event manager. Tlic rate is tlie numbcr 
of events per second assembled at lhc single destinalian. 
Thc effect of variable size eveiit fragments has also been 
shtdied. Here, each source seiids, iiidcpcndently, fragments with 
sizes gcncrated according to a dialribution mimicking that 
cxpectcd in thc CMS readout (sce section 111). Measurements 
have hccn done fur diffcrcnt combinations of average size and. 
RMS of this distribution. Figurc 12 shows the throughput 
versus average size for a number of diffcrcnt RMS values, 
compared to the fixed size case. 
1.1" 
" ,  - 
event requests from the destinations, assigns the next event to 
a destination in a round robin fashion alld tllis 
infannation to a11 sources, which subsequenlly send the 
corrcsponding event fragments through the Myrinet network. 
For efficiency rcasoiis, several requests arc grouped in an 
Bthcinet packet. The number of requests is always a multiple 
of of destinations N, up to a of 352, 
imposed by 
a kind of hamcl shiftcr traffic shaping 
with tile n'th request in thC 
Figure I I :  lhroughput vcrsus weragc size far RMS values of 256, 
1024, 2048 and 4096 bytes. The f ixed size C B S C  is also plotted. 
are done at ru #o cor the gn8 with 
,,,a,,ngcr, 
A considetzhle degradation of throughput with respect to 
fixed size is observed. This is due to head-of-line blocking. For 
the nominal average fragment sizc of 2 kbyte, the throughput 
rcdoces from 109 MhYtcs/s for fixed Size to 54 MWe/S for a 
RMS snrcdd of 2 khvte. 
packct length, ~h~ RU sollrccs 
R~ #n 
and cycles through the list. 
<~~~ - ~~ ~ ~, ~~ ~~ Measurements were done for the 8x8 configuration with 
fixed-size fragments. The throughput and event rate versus 
fraemcnt size are shown for FU #O in Fig. 10. Note that the v Errrr I R T ~  Wnav 
rat; of assembled events per destination scales as IiN, because 
cach destination receives 1 in N events, while the rate of event 
fragments is invariant. The achieved throughput is close to full 
performance, with a small degradation far small fragment sizes 
induccd by additional event managcr ovcrhead. The rate of 
assemhlcdevcnts at a single destination (FU HO) is about 6 .5  
kHz for the nominal 2 kbytc fragment size. As thcre are 8 
The perfoimancc degredation for event fragmeiits of variahle 
size can he overcome by grouping scveral cvent fragments into 
large fixed-size packcts and operating the system as a barcl 
shifter. An alteinative could be a late division algorithm, 
similar to the ATM constant bit rate mechanism. Here, cvent 
fragments are split into small size packcts and the source 
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cyclcs ovcr all destinations. Wc will study thc [4] ANSIIVITA 26-1998, Myrinet-an-VME protocol specification. 
such a scheme in thc casc of Myrinet. [5] Myricom, Inc., Arcadia, CA, USA. http::ilwww.niyri.cotn 
In the ncar future, the demonstrator will he expanded from a [6 ]  G. Antchcv et al., A s o f f ~ a r c  Approach for R d o u t  and m a  
8x8 to a 16x16 configuration, and the source and destination 
nodes will be gradually replaced by personal computers. 
Furthermore, we will introduce the ncw 64-bit bascd Myrinet 
NIC's, which should allow to opcratc tlie network at the full 
link spccd of 160 Mhytcls. The same test hcd will be used 
later to cvnluate GigaAit Ethernet. 
So far, event building was studied with a push architccture. 
This will bc extended to the pull scenario and also lo phased 
event building. 
VI. CONCLUSIONS 
Tlic CMS event buildcr dcmonstrator based on Myrinet has 
been prescnted. Thc aim of the study is to evaluate the 
Myrinet technology itself and to examinc event building 
architccturcs in general. The use of Myrinet as iictwork 
technology enabled u s  to asseinblc a high performance test 
system within a few months. I1 also has enabled u s  to assess 
the impact of overheads on overall performance. 
Throughput measurements were donc on tlie 8x8 cvcnt 
buildcr for point-to-point, random and event building traffic. 
The composite switch behavcs as cxpected. High efficiency can 
be achieved for large packets and appropriate traffic shaping, 
such as the barrel shifter. 
Rcsults have been presentcd on event building with ii  push 
architecturc. For fragment sizes of 2 kbytes, tlic achieved 
trigger rate is about 50 kHz. As expcctcd, substantial 
perfonnance degradation occurs for event fragments of variable 
s i x .  A possihlc mechanism to ovcrcomc this is the grouping 
of scvcral event fragments into fixed-sizc packets. In principle, 
the prcscut Myrinct hardwarc could satisfy the CMS 
requimmcnts within a factor two, assuming scaling to a large 
(500 by 500) system. 
The development of the bchavionral simulation of the 
Myrinet NIC and switchcs in tlie existing framcwork is in 
progress. Thc measuremcnts obtained from the dcmonstrator 
provide the necessaiy paramelem needed i n  order to make 
predictions for large-scalc systems. 
These studies are part of an ongoing program of work on 
tlic evaluation of event building architectures and switch 
tcchnologics. They arc cxpected to concludc i n  a first 
coniprehensivc dcsign for tlic CMS DAQ in 2001, i n  time for 
thc Tcchnical Dcsign Report. 
feasibility of 
Acquisition in CMS, This confcrencr. 
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